At Opencores there is now available an IP core for FPGA Configuration Controller from MMC Card. The FPGA is configured in serial mode through the data blocks on the MMC. The smallest version of the IP requires 21 PLD macrocells. It was tested with a Coolrunner from Xilinx.
