search 
 
 
 
 
 
 

   CHANNEL-E ELECTRONICS EUROPE





Lattice: FPGA design tool suite ispLEVER 7.1 08-09-08

Lattice Semiconductor announced the availability of Service Pack 1 for Version 7.1 of its ispLEVER FPGA Design Tool Suite. The release integrates Lattice’s ORCAstra configuration design utility, features Reveal Logic Analyzer support on the Linux Operating System, adds new versions of Synopsys’ Synplify Pro synthesis and Aldec’s Active-HDL Lattice Edition simulator, includes support for automotive temperature grade LatticeXP2 FPGAs and provides the latest LatticeMico32 embedded open source microprocessor enhancements. The ORCAstra software is a Windows-based graphical user interface that enables configuration of the operational modes of the LatticeSC, LatticeSCM, LatticeECP2, LatticeECP2M and LatticeXP2 FPGA families by programming control bits into on-chip registers.

 

This ability to explore configuration options quickly without recompiling the FPGA design dramatically speeds design validation. The LatticeMico32 core is a 32-bit soft microprocessor optimized for Lattice Field Programmable Gate Arrays (FPGAs). Lattice has released the Hardware Description Language (HDL) code for the microprocessor core and various peripheral components generated by the LatticeMico32 System, along with selected tools, in an open source format that provides design visibility, flexibility and portability. The heart of the product is the LatticeMico32 System development tool suite that provides a way to implement microprocessor designs from platform definition to software development and debug. This microprocessor platform finds applications in a wide variety of markets including communications, consumer, computing, medical, industrial and automotive.

 

The ispLEVER Design Tool Suite provides a set of tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis and more. The ispLEVER software is provided on CD-ROM and DVD for Windows, UNIX or Linux platforms. The ispLEVER suite includes Synopsys Synplify Pro synthesis for all operating systems supported and the Active-HDL Lattice Edition simulator for Windows. Lattice’s Service Pack 1 for ispLEVER 7.1 for Windows, LINUX and UNIX users is available immediately without charge for customers with active design tool maintenance. The full ispLEVER design tool suite starts at a price of $1295 for the Windows version.

 


RECENT BUSINESS NEWS

Video series: power supply design for FPGAs

Closing report of the SPS/IPC/DRIVES 2008

New CEO at distributor Acal

Automation industry in Germany: Impetus lasts to 2009

Cadence names three executive managers

STMicroelectronics collaborates with MIG

German circuit board market in August 2008


RECENT PRODUCT NEWS

NiMH Charger IC

Battery charger IC for Li-Ion and Li-Polymer systems

RF Quadrature Modulator Evaluation Kit

OLED graphic modules and controllers

Industrial PC Board based on an Intel Atom processor

Modeling and simulation environment

Automotive-Grade Current-Sense Amplifier


Copyright © channel-e IMPRINT |  PRIVACY